Development of a Readout System for a High Rate Micron Resolution Single Photon UV Imaging Detector
Date
2017-08
Authors
Contributor
Advisor
Department
Instructor
Depositor
Speaker
Researcher
Consultant
Interviewer
Narrator
Transcriber
Annotator
Journal Title
Journal ISSN
Volume Title
Publisher
University of Hawaii at Manoa
Volume
Number/Issue
Starting Page
Ending Page
Alternative Title
Abstract
Ultraviolet (UV) photon detection in astronomical applications requires detectors capable of single photon counting at Megahertz event rates with high spatial resolution and very low noise. NASA, through their Strategic Astrophysics Technology (SAT) program, has funded the development of a cross strip (XS) microchannel plate (MCP) detector along with the corresponding read-out electronics with the intention to increase its technology readiness level (TRL), thus enabling prototyping of such systems/detectors for future NASA missions. The detectors designed for measuring low intensity light (single photons) must be robust against fluctuating count rates, have very good spatial resolution (μm range), and contribute very low back-ground noise to the image. These requirements lead toward the development of custom Application Specific Integrated Circuits (ASICs), which are able to read the signals from the detector, while contributing a minimal amount of noise to the system. The readout system described in this work has been designed with the intent to replace the original 19-inch rack-mounted, high-powered electronics with ASICs in order to lower the power, mass, and volume requirements of the detector electronics, which are all very limited resources in space applications. Thus a collaboration between the Space Science Laboratory at University of Berkeley and the Instrumentation Development Laboratory (IDLab) at the University of Hawaii at Manoa has been established, in which IDLab is responsible for the development of the read-out electronics. This thesis presents the design, fabrication, and testing of the ASICs required for the readout system. In the first phase, a 16-channel trans-impedance amplifier ASIC (CSAv3) was designed and developed; this component converts the collected charge from the detector into a measurable voltage pulse. These pulses are subsequently transferred upon and digitized by a waveform sampling ASIC (HalfGraph2). The post processing of the acquired information is done on field programmable gate arrays (FPGAs) and the results are transferred to a computer for analysis. After successfully completing the first phase, the second phase is to further integrate the readout system by combining the CSAv3 and HG2 chips into one high-density, low power, front-end mixed- signal amplifer/digitizing ASIC, denoted as GRAPH, with further improvements to the design of the individual parts to decrease the material budget, lower the power consumption, improve the performance, and ultimately reduce the physical footprint of the electronics.
Description
Keywords
Photon detectors--Design and construction, Application-specific integrated circuits--Design and construction, Application-specific integrated circuits--Testing
Citation
Extent
Format
Geographic Location
Time Period
Related To
Related To (URI)
Table of Contents
Rights
Rights Holder
Local Contexts
Collections
Email libraryada-l@lists.hawaii.edu if you need this content in ADA-compliant format.