Please use this identifier to cite or link to this item: http://hdl.handle.net/10125/6959

Verification of a Transport Offload Engine

File Description Size Format  
uhm ms 3756 uh.pdf Version for UH users 2.44 MB Adobe PDF View/Open
uhm ms 3756 r.pdf Version for non-UH users. Copying/Printing is not permitted 2.44 MB Adobe PDF View/Open

Item Summary

Title:Verification of a Transport Offload Engine
Authors:Raut, Abhay
Contributors:Reed, Todd R (advisor)
Electrical Engineering (department)
Date Issued:Dec 2002
Publisher:University of Hawaii at Manoa
Abstract:Technological advances have strong impact on the integrated circuit (IC) complexity and size. Traditional methods used for verification of digital designs have difficulties to handle this growth. It is thus necessary to develop efficient methodologies for designing verification environments. A C++ based verification environment allows reducing the verification effort and contributes to raise the level of abstraction at which testbenches are described. This thesis describes a C++ based verification environment called ""CPeer"" that was developed to verify the functionality of a Transport Offload Engine (TOE). A TOE is one of the technologies that offload the TCP/IP processing from the host processor to the host bus adapter or network interface card thereby reducing the server-networking bottleneck.
Description:x, 85 leaves
URI:http://hdl.handle.net/10125/6959
Rights:All UHM dissertations and theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission from the copyright owner.
https://scholarspace.manoa.hawaii.edu/handle/10125/2047
Appears in Collections: M.S. - Electrical Engineering


Please email libraryada-l@lists.hawaii.edu if you need this content in ADA-compliant format.

Items in ScholarSpace are protected by copyright, with all rights reserved, unless otherwise indicated.