Please use this identifier to cite or link to this item:

A Low-Noise Lower-Power Charge Sensitive Amplifier for High-Rate Single-Photon Detection

File Description Size Format  
2015-12-ms-cumming_r.pdf Version for non-UH users. Copying/Printing is not permitted 14.43 MB Adobe PDF View/Open
2015-12-ms-cumming_uh.pdf For UH users only 14.52 MB Adobe PDF View/Open

Item Summary

Title:A Low-Noise Lower-Power Charge Sensitive Amplifier for High-Rate Single-Photon Detection
Authors:Cumming, Harley
Date Issued:Dec 2015
Publisher:[Honolulu] : [University of Hawaii at Manoa], [December 2015]
Abstract:Advances in ultraviolet astronomy require detectors capable of single-photon counting at megahertz event rates, with high-spatial resolution, requiring very low-noise electronics. NASA has funded the development of an application specific integrated circuit (ASIC) to meet these requirements. This thesis details the design of a 16-channel programmable lownoise charge sensitive amplifier (CSA) for readout of such a detector.
The detector uses a photocathode to convert photons into photoelectrons which are subsequently amplified through a microchannel plate (MCP) stack. The resulting charge is then deposited upon an anode and converted into a voltage by the CSA for digitization. The resolution of such a detector is linearly proportional to the noise of the CSA. The noise of the CSA is linearly related to the capacitance of the detector, and is expressed as a noise slope. In order to satisfy the requirements of the detector, the CSA is required to provide a gain of 10 mV/fC for a range of charge from 1 - 50fC, with a noise of less than 1000 e- or 0.16 fC, for 5 pF of detector capacitance. The CSA must be able to handle event rates of 1 MHz per channel. The CSA described in this work has been fabricated in the TSMC 0.13\um process and preliminary measurements indicate a gain of approximately 9.46 mV fC , a noise of \~1039 e- and a maximum event rate of 10 MHz. The gain, pulse shape, and pulse polarity can be altered through programmable DACs and registers internal to the chip. This work presents the design and initial measurements of the ASIC.
Description:M.S. University of Hawaii at Manoa 2015.
Includes bibliographical references.
Appears in Collections: M.S. - Electrical Engineering

Please email if you need this content in ADA-compliant format.

Items in ScholarSpace are protected by copyright, with all rights reserved, unless otherwise indicated.