Please use this identifier to cite or link to this item:
Readout methods for high rate binary pixel detectors in silicon on insulator technology
|Cooney_Michael_r.pdf||Version for non-UH users. Copying/Printing is not permitted||14.63 MB||Adobe PDF||View/Open|
|Cooney_Michael_uh.pdf||Version for UH users||14.63 MB||Adobe PDF||View/Open|
|Title:||Readout methods for high rate binary pixel detectors in silicon on insulator technology|
|Authors:||Cooney, Michael Patrick|
|Issue Date:||Dec 2012|
|Publisher:||[Honolulu] : [University of Hawaii at Manoa], [December 2012]|
|Abstract:||The doubling of the beam currents and more than an order of magnitude increase in luminosity requires significant upgrades to the Belle detector. The Belle2 detector design has required the inner layer of the SVD to move half as close to the beam pipe as in the Belle detector while reducing the occupancy. The SVD technology from Belle would be unable to reconstruct the vertex due to high occupancy rates. The increased luminosity will yield data rates too high for storage and processing.|
To cope with the accelerator and Belle2 design requirements, the objective of this project is four-fold: Develop a PXD for the Belle2 SVD Explore Time-Encoding Signal Shifting Readout Reduce occupancy compared to the Belle SVD Reduce data output compared to the Belle SVD
|Description:||Ph.D. University of Hawaii at Manoa 2012.|
Includes bibliographical references.
|Appears in Collections:||Ph.D. - Electrical Engineering|
Items in ScholarSpace are protected by copyright, with all rights reserved, unless otherwise indicated.